FPGA RTL DESIGN AND SYSTEM VERILOG FOR VERIFICATION QUICK GUIDE

Saturday, December 31, 2022

spyglass lint 1

'image.png' failed to upload.

'image.png' failed to upload.

at December 31, 2022 No comments:

Email This BlogThis!Share to X Share to Facebook Share to Pinterest

Thursday, December 15, 2022

DDR 02

8

at December 15, 2022 No comments:

Email This BlogThis!Share to X Share to Facebook Share to Pinterest

Older Posts Home

Subscribe to: Posts (Atom)

spyglass lint 1

About Me

fpga_hunter: hi i am arun chaudhary an electronics and communication engineer . i am interested everything about electronics circuit design and more on machine learning and make a world simpler . more about me .. i completed my graduation from chitkara university himachal pradesh india in electronics and communication stream currently working as a RTL design engineer in AUJUS TECHNOLOGY PVT.LTD . its been almost 1.5 year passed here in aujus , whatever i will be writing here its totally depends upon my experience of learning . WHY DO I WRITE THIS WEB ? i like to share the knowledge to the world and spread all the useful information to all the student trainee and to even expertise who want to gain quick knowledge about FPGA DESIGN from scratch . moreover , i believe is teaching someone and giving valuable information in short time would be the very profitable for them .

View my complete profile

▼ 2022 (11)
- ▼ December (6)
- ► November (5)

► 2021 (11)
- ► July (2)
- ► January (9)

► 2020 (15)
- ► December (3)
- ► November (1)
- ► October (11)

► 2019 (3)
- ► December (3)

Labels

board used : zybo
tool used :
tool used :VIVADO 2018.3

Report Abuse

RTL DESIGN AND VERIFICATION

Home

Search This Blog

Simple theme. Powered by Blogger.