FPGA RTL DESIGN AND SYSTEM VERILOG FOR VERIFICATION QUICK GUIDE

Monday, November 21, 2022

ethernet 02

 





at November 21, 2022 No comments:
Email ThisBlogThis!Share to XShare to FacebookShare to Pinterest

Sunday, November 20, 2022

set input and output delay constraints -timing report

 








at November 20, 2022 No comments:
Email ThisBlogThis!Share to XShare to FacebookShare to Pinterest

Wednesday, November 16, 2022

setup time slack and hold slack

 -













at November 16, 2022 No comments:
Email ThisBlogThis!Share to XShare to FacebookShare to Pinterest

Saturday, November 12, 2022

DDR series 01













 

at November 12, 2022 No comments:
Email ThisBlogThis!Share to XShare to FacebookShare to Pinterest

Friday, November 11, 2022

zynq 7000 architecture

 



at November 11, 2022 No comments:
Email ThisBlogThis!Share to XShare to FacebookShare to Pinterest
Newer Posts Older Posts Home
Subscribe to: Comments (Atom)

spyglass lint 1

 

  • xilinx test pattern generator ip project test on zybo and zedboard
    BLOCK DESIGN TPG_VTC_720P60 ZYBO steps to of the project : 1. ADD IP  ZYNQ PROCESSING SYSTEM  CLOCKING WIZARD VIDEO TEXT PATTERN...
  • Sobel edge detection algorithm implemented on zybo board 720p60 video pass through mode
     hi, all this project is based on the  Sobel edge detection algorithm which helps to reject the edge or corner of the video source. th...
  • ethernet 01
     

About Me

My photo
fpga_hunter
hi i am arun chaudhary an electronics and communication engineer . i am interested everything about electronics circuit design and more on machine learning and make a world simpler . more about me .. i completed my graduation from chitkara university himachal pradesh india in electronics and communication stream currently working as a RTL design engineer in AUJUS TECHNOLOGY PVT.LTD . its been almost 1.5 year passed here in aujus , whatever i will be writing here its totally depends upon my experience of learning . WHY DO I WRITE THIS WEB ? i like to share the knowledge to the world and spread all the useful information to all the student trainee and to even expertise who want to gain quick knowledge about FPGA DESIGN from scratch . moreover , i believe is teaching someone and giving valuable information in short time would be the very profitable for them .
View my complete profile
  • ▼  2022 (11)
    • ►  December (6)
    • ▼  November (5)
      • ethernet 02
      • set input and output delay constraints -timing report
      • setup time slack and hold slack
      • DDR series 01
      • zynq 7000 architecture
  • ►  2021 (11)
    • ►  July (2)
    • ►  January (9)
  • ►  2020 (15)
    • ►  December (3)
    • ►  November (1)
    • ►  October (11)
  • ►  2019 (3)
    • ►  December (3)

Labels

  • board used : zybo
  • tool used :
  • tool used :VIVADO 2018.3

Report Abuse

RTL DESIGN AND VERIFICATION

  • Home

Search This Blog
Simple theme. Powered by Blogger.